Scalable hardware memory disambiguation for high-ILP processors
نویسندگان
چکیده
منابع مشابه
Scalable Hardware Mechanisms for Superscalar Processors
of the Dissertation Scalable Hardware Mechanisms for Superscalar Processors by Steven Daniel Wallace Doctor of Philosophy in Electrical and Computer Engineering University of California, Irvine, 1997 Professor Nader Bagherzadeh, Chair Superscalar processors fetch and execute multiple instructions per cycle. As more instructions can be executed per cycle, an accurate and high bandwidth instructi...
متن کاملAn Efficient Memory Organization for High-ILP Inner Modem Baseband SDR Processors
This paper presents a memory organization for SDR inner modem baseband processors that focus on exploiting ILP. This memory organization uses powerefficient, single-ported, interleaved scratch-pad memory banks to provide enough bandwidth to a high-ILP processors. A system of queues in the memory interface is used to resolve bank conflicts among the single-ported banks, and to spread long bursts...
متن کاملScalable communication architectures for massively parallel hardware multi-processors
Modern complex embedded applications inmultiple application fields impose stringent and continuously increasing functional and parametric demands. To adequately serve these applications, massively parallel multi-processor systems on a single chip (MPSoCs) are required. This paper is devoted to the design of scalable communication architectures of massively parallel hardware multi-processors for...
متن کاملCommit Algorithms for Scalable Hardware Transactional Memory
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. For a large-scale distributed memory system, we propose novel algorithms to implement commit that are deadlockand livelock-free and do not employ any centralized resource. These algorithms improve upon the state-of-the-art by yielding up to 59...
متن کاملHardware compilation for high performance Java processors
High performance on Java applications running on server and desktop machines requires fast execution of Java bytecodes. Such performance can be achieved by Just-In-Time (JIT) compilers, which translate the stack-based bytecodes into register-based machine code on demand. But one crucial problem in Java JIT compilation is the compilation time, which increases the total execution time of an appli...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Micro
سال: 2004
ISSN: 0272-1732
DOI: 10.1109/mm.2004.87